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Based on the analysis of Poisson equation, an analytical surface potential model including interface charge
density for nanocrystalline (NC) germanium (Ge) memory devices with p-type silicon substrate has been
proposed. Thus, the effects of Pb defects at Si(110)/SiO2, Si(111)/SiO2, and Si(100)/SiO2 interfaces on the
retention time have been calculated after quantum size effects have been considered. The results show that the
interface trap density has a large effect on the electric field across the tunneling oxide layer and leakage current.
This letter demonstrates that the retention time firstly increases with the decrease in diameter of NC Ge and
then rapidly decreases with the diameter when it is a few nanometers. This implies that the interface defects, its
energy distribution, and the NC size should be seriously considered in the aim to improve the retention time
from different technological processes. The experimental data reported in the literature support the
theoretical expectation.
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The performance and reliability of metal-oxide semi-
conductor is significantly influenced by the quality of
the grown Si/SiO2 interface. The interface trap as a
function of energy in the Si band gap exhibits two
peaks, 0.25 and 0.85 eV for Si(110)/SiO2 interface [1]
and 0.31 and 0.84 eV for Si(111)/SiO2 interface [2].
The Pb center resides on flat surfaces (terraces), not at
ledges [3]; it is considered as the main source of
defects at the Si(111)/SiO2 interface. It was named as
Pb0 with reference to the Pb1 center on Si(100). The
interface defect is amphoteric that is a donor level
below mid gap and an acceptor level above mid gap.
Memory structures based on nanocrystalline (NC)
semiconductor have received much attention for next-
generation nonvolatile memory devices due to their ex-
tended scalability and improved memory performance
[4-6]. Recently, the quantum size effects caused by the
channel material NC Si neglecting the interface charge
on the threshold voltage of thin-film transistors with-
out float gate [7] and on charging the dynamics of NC
memory devices [8] have been studied. Here, both theCorrespondence: lingfengmao@suda.edu.cn
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medium, provided the original work is properlyquantum size effects caused by the float gate material
NC and the interface traps effects on the retention
time of memory devices are studied.
Theory

















where φ(z) is the electrostatic potential, εs is the dielec-
tric constant of silicon, NA is the ionized acceptor concen-
trations, ni is the intrinsic density, k is the Boltzmann





 2 ¼ 2 ∂φ∂z ∂2φ∂z2 and then integrating from 0 to φs, obtain
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ductor), and if ψs < 0, choose the ‘−’ sign. Poisson's equa-
tion in the gate oxide and the NC Ge layer with










where dnc and εnc are the thickness and the average di-
electric constant of NC Ge layer, respectively. Consider
boundary conditions for the case of interface charge
density Qit captured by the traps at Si/SiO2 interface;
thus, the electric field across the tunneling oxide layer is
the following:
Eox ¼ −−εSES þ Qit
εox
ð5Þ
where εox is the dielectric constant of SiO2. The applied
gate voltage of a NC flash memory device is equal to the

















where dtox and dcox are the thickness of the tunneling
oxide layer and control oxide layer, respectively. The
interface charge density is obtained by multiplying
the density of interface trap states (Dit) by the trap
occupation probability and integrating over the
bandgap [9]:
Qit ¼ q∫Dit Eð ÞF Eð ÞdE ð7Þ
The Fermi-Dirac distribution function F(E) for donor
interface traps is (1 + 2 exp[(EF − E)/(kT)])
−1 and that for
the acceptor interface traps is (1 + 4 exp[(E − EF)/(kT)])
−1.




T Eð Þ ln 1þ exp EF−Eð Þ=kTð Þ




where T(E) is the transmission coefficient calculated
by solving Equation 8 using the transfer matrix
method, V is the voltage drop values in the tunneling
region, m* is the effective electron mass, and ħ is the
reduced Planck constant. The energy of the highest
valence state (Ev) and the energy of the lowest conduc-
tion state (Ec) for spherical NCs of the diameter d(given in nanometer) are given by the following ex-
pression [4]:
Ec dð Þ ¼ Ec ∞ð Þ þ 11863:7
d2 þ 2:391d þ 4:252 meVð Þ ð9Þ
Ev dð Þ ¼ Ev ∞ð Þ− 15143:8
d2 þ 6:465d þ 2:546 meVð Þ ð10Þ
The mean diameter (d) of NC Ge is uniquely con-
trolled by the nominal thickness (t) of the deposited
amorphous Ge using molecular beam epitaxy according
to the law d ≅ Kt (K approximately 7), and the average
density of NC Ge DNC ≅ 6 × 10
−3/t2 [5]. Thus, the filling
factor that is the ratio of area of NC Ge to total area can
be obtained as 0.2349. The size-dependent dielectric
constant can be obtained as follows [6]:
ε dð Þ ¼ 1þ εb−1ð Þ= 1þ 2d0=dð Þ1:1
	 
 ð11Þ
where εb is dielectric constant of bulk Ge. The charac-
teristic radius for Ge is 3.5 nm. Considering the fill fac-
tor, the average dielectric constant of NC Ge layer can
be estimated using parallel capacitor treatment.
The top of the valence band of p-type silicon bends up-
ward (ψs < 0 and Εs < 0) which causes an accumulation of
majority carriers (holes) near the interface. Thus, the
interface traps capture more holes when the float gate has
been charged with electrons [9]. It results that the electric
field across the tunneling oxide layer increases according
to Equation 5, the transmission coefficient through the
tunneling oxide layer increases, and the retention time de-
creases. Whereas, the top of the valence band of n-type
silicon bends upward which causes a depletion of majority
carriers (electrons) near the interface, and the interface
traps capture less holes or capture electrons if the band
bends even more so that the Fermi is level below mid gap
[9]. Thus, it results that the electric field across the tunnel-
ing oxide layer decreases, the transmission coefficient de-
creases, and the retention time increases. Additionally,
such a method is still valid for metal (or other semicon-
ductor) NC memory in just using their equations to sub-
stitute Equations 9, 10, and 11 for NC Ge.
Methods
The transfer matrix method used in the calculation of
the transmission coefficient for the tunneling current
can be described as the following. The transmission co-
efficient T(Ex) was calculated by a numerical solution of
the one-dimensional Schrödinger equation. A parabolic
E(k) relation with an effective mass m* as parameter was
assumed in the calculation. The barrier was discretized
by N partial subbarriers of rectangular shape that cov-
ered the whole oxide layer of thickness. From the con-
tinuity of wave function and quantum current density at




































































Figure 2 Electron per NC and leakage current (A/cm2) as a
function of time for different orientations.
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found by:







where M is a 2 × 2 product matrix, M22 is the quantity
of the second row, and the second column in this matrix
M ¼∏Nl¼0Ml with transfer matrices Ml given by:
Ml ¼ 12
1þ Slð Þ exp −i klþ1−klð Þxl½  1−Slð Þ exp −i klþ1 þ klð Þxl½ 




In Equation 13, Sl =ml + 1kl/mlkl + 1, and the effective
masses and momenta were discretized as ml =m*[(xl− 1 +
xl)/2] and kl = k[(xl− 1 + xl)/2], respectively, xl being the pos-
ition of lth boundary. The Fermi-Dirac distribution was
used in the tunneling current calculations, and the max-
imum of the longitudinal electron energy was set at 20 kBT
above the conduction band.
Results and discussion
The effective electron mass 0.5 m0 of SiO2, 0.26 m0 of
silicon, 0.12 m0 of NC Ge [11] and the relative dielectric
constant of the SiO2, Si, and Ge of 3.9, 11.9, and 16, re-
spectively, have been used in calculations [12]. The pub-
lished electron affinities of crystalline silicon, SiO2, and
Ge are 4.05, 0.9, and 4.0 eV, respectively [13]. The thick-
ness of the tunneling oxide layer and control oxide layer
are 4 and 25 nm, respectively. NA is 1 × 10
15 cm−3, the
temperature is 300 K, and the silicon substrate and gate
are grounded in the following calculations.
The band banding becomes smaller with decreased
stored electron in the NC Ge layer and leads to a decrease
in the accumulation hole density [9]. A positive interface
charge density leads to an increase in the electric field





























The diameter of Ge NC (nm)
Figure 1 The contour of the voltage across the tunneling
oxide layer.It demonstrates that the electric field increases with the in-
crease in the diameter of NC Ge at a stored charge in NC
Ge layer of −1 × 1012 C. Similarly, we can prove that nega-
tive interface charge density will lead to a decrease in the
electric field across the tunneling oxide layer. Figure 1 can
be explained according to Equation 5 because ψs < 0, Εs < 0
and Qit > 0 when Vg = 0.
As we know, Pb defects at the Si and SiO2 interface for
different silicon orientations have different characteris-
tics [1]. Using the interface state energy distribution for
the no H-passivation reported in [1], its effects on the
discharging dynamics have been depicted in Figure 2.
This figure clearly demonstrates that different silicon
orientations have effects on the discharge dynamics
when d = 8.4 nm and inset for d = 35 nm. A very small
difference between those for Si(111) and Si(110) origins
from the smaller difference between their leakage
current (the largest relative difference is 3.3%) but in-
creases with time. This is because at the initial stage, the

































Figure 3 The retention time and initial interface charge density
as a function of the diameter of NC Ge.
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relative change cannot be observed from the figure.
The results for Si(100) can be easily explained because
of the larger leakage current difference from those for Si
(111) and Si(110). The leakage current exponentially in-
creases due to a large increase in the Ec according to
Equation 9 that leads to the leakage current exponen-
tially increase. It implies that the ratio of the effects of
interface charge on the leakage current to that of the Ec
becomes smaller, and thus, the difference between those
for different silicon orientations become smaller with
the decrease in the diameter of NC. Whatever they have
is the same trend for the different diameters.
Figure 3 shows that the retention time firstly increase
then decreases with the decrease in the diameter of NC
when it is a few nanometers. The retention time is de-
fined as 50% of the charges escaped from the NC Ge
layer. As a comparison, the interface charge density for
different silicon orientations and diameter is also
depicted. It can be found that the Si(100)/SiO2 inter-
face have the largest retention time due to the mini-
mum leakage current. This figure illustrates that
avoiding the size of NC Ge less than 4 nm can improve
retention time when every NC is charged with one elec-
tron. Note that the average density of NC Ge is in-
versely proportional to the square of the thickness of
NC Ge layer; it implies that smaller dimension of NC
Ge layer stores more electrons for the case of per NC
having one electron. Further, Ec changes slowly when
the NC is tens of nanometers; whereas, it changes very
fast when it is a few nanometers and leads a large re-
duction in the barrier height according to Equation 9
and linearly decreases with interface charge. Thus, the
phenomenon of the retention time which firstly in-
creases, then decreases with the decrease in the diam-
eter, can be explained. The experimental data is that
the average retention time is larger than 90 s when the
average diameter of the nanocrystals is 8 nm with a
standard deviation of 2.1 nm [14,15], whereas the re-
tention time is smaller than 70 s when the average
diameter of the nanocrystals is 5.67 nm with a standard
deviation of 1.31 nm [16]. They qualitatively support
the theoretical expectation.Conclusions
In conclusion, the effects of Pb defects at Si(100)/SiO2
interface for different silicon orientations on the dis-
charging dynamics of NC Ge memory devices have been
theoretically investigated. The results demonstrate that
the Si(100)/SiO2 interface have the best discharge dy-
namics, and Si(110)/SiO2 and Si(111)/SiO2 interface are
nearly same. It is also found that the retention time
firstly increases, then decreases with the decrease in thediameter of NC when it is a few nanometers. The results
also demonstrate that the effects of the interface traps
on the discharge dynamics of NC Ge memory devices
should be seriously taken into account. The experimen-
tal data reported in the literature [14,15] support the
theoretical expectation.
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